

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization International Bureau

(43) International Publication Date
18 March 2004 (18.03.2004)

PCT

(10) International Publication Number
WO 2004/023453 A1(51) International Patent Classification⁷: G09G 5/395(21) International Application Number:
PCT/IB2003/003519

(22) International Filing Date: 6 August 2003 (06.08.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
02078657.0 9 September 2002 (09.09.2002) EP

(71) Applicant (for all designated States except US): KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(72) Inventor; and

(75) Inventor/Applicant (for US only): BEUKER, Rob, A. [NL/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(74) Agent: DUILJVESTIJN, Adrianus, J.; Philips Intellectual Property & Standards, Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO

CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Declaration under Rule 4.17:

— as to applicant's entitlement to apply for and be granted a patent (Rule 4.17(ii)) for the following designations AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW, ARIPO

[Continued on next page]

(54) Title: DRIVING METHOD, DRIVING CIRCUIT AND DRIVING APPARATUS FOR A DISPLAY SYSTEM



(57) Abstract: A table-based driving circuit for displays that switches between a normal operational mode and a read table block mode. The driving circuit comprises an address sequencer and a memory. The memory comprises the full table of individual sequences, such as interlacing or color-sequential sequence. In the read table mode, the next upcoming addresses are read, i.e. are downloaded, from the memory into an address table register in the address sequencer. In the normal operational mode, the address sequencer generates the addresses for the video data to be stored in the memory or to be displayed.

WO 2004/023453 A1



patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG)

— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Method of operating a driving circuit for a display system, driving circuit in which this method is applied, and apparatus comprising such a driving circuit

The invention relates to a method of operating a driving circuit for a display system, wherein a sequence of writing and/or reading video data in to and/or from a memory is controlled by means of an address sequencer, each of the memory addresses for said video data generated in the address sequencer being composed of a picture line address part or line pointer and an address part for a pixel on said picture line.

This method is applied in display systems such as Cathode Ray Tubes (CRT), Plasma Discharge Panels (PDP), Liquid Crystal Displays (LCD), and one-panel Liquid Crystal on Silicon (LCOS). All of them require different addressing sequences. Frame memories are widely used as driving circuits for these display systems. External or embedded static or dynamic random access memories (SRAM's or DRAM's) are often used as frame memories for re-ordering video information. Sequencers normally control the order of reading and writing. If the driving circuit is supposed to work with different resolutions, e.g. zooming or split-screen monitoring, or is to be able to drive different kinds of the above-mentioned displays, a flexible addressing of the frame memory is needed for re-ordering pixel data. In particular, the driving circuit must be flexible enough to generate sequences such as interlaced sequences and color sequential sequences, and flexible enough to handle design changes, for example in the optical layout of the LCOS system.

A possible solution may be found in the design of the sequencer in the form of a number of counters combined with logic. However, the difficulty thereof is that this is basically a non-flexible solution. The different sequences to be produced have to be known in advance to guarantee a coverage of all required solutions.

Another possible solution may be a sequence table approach, wherein the whole sequence is stored into a random access memory that is part of the sequencer. This solution offers all the required flexibility in principle. Such a solution is known from US patent 5,587,962. This patent specification discloses a device with a frame memory circuit which permits limited random access and is used to perform a wide variety of special-effect video applications. The frame memory circuit of this device stores and provides streams of

data and supports both serial access and random access. A data input of a random access memory array couples to a data buffer, so that the data buffer may synchronize operation of the memory array with the streams of data. An address input of the random access memory array couples to one address sequencer, which generates a sequence of memory addresses

5 that are successively applied to the memory array. An address buffer register also couples to the address sequencer. US patent 5,587,962 provides a memory circuit which serves as a frame memory and permits special effects like zoom or split-screen and other effects to be performed efficiently. For that, the memory circuit represents a single-chip integrated circuit that contains 2^{20} bits of memory storage organized as 262,144 four bit wide words with
10 special write and read access arrangements. The memory circuit generally operates in a serial access mode for both write and read operations, but has particular features which permit random access for writing or reading of the memory circuit on a limited scale. For receiving analog video signals converted to digital pixels, the memory circuit includes a serial pixel data input, which supplies four bits of data per pixel. The serial pixel data input couples to an
15 input port of a write serial latch, and an output port of the write serial latch couples to an input port of a write register. An output port of the write register couples to a data input port of a memory array. The memory array is a dynamic random access memory array containing 2^{18} four bit memory locations. A data output port of the memory array couples to a data input port of a read register, and a data output port of a read register couples to a data input port of
20 a read serial latch. The arbitration and control circuit passes an address generated by the address generator to the memory array so that the data may be written into the memory array, but a delay may occur due to refresh operations or read accesses to the memory array.
Accordingly, the arbitration and control circuit may additionally contain storage devices so
25 that addresses generated by address generators are not lost when immediate access to the memory array is blocked. US patent 5,587,962 discloses a table-based solution. The solution is table-based because the whole sequence is stored on a DRAM memory array that is part of the frame memory circuit. As was noted above, the solution offers all the required flexibility in principle. However, this solution has the disadvantage that the size of the table must be relatively large. For example, an UXGA-based LCOS design has 1200 lines, so the table has
30 to have 1200 entries of, in practice, 21 bit each, resulting in a table of about 25 kbits.

The object of the invention is provide a method of operating a driving circuit with a sequencer as described in the opening paragraph which has the flexibility of the above table-based sequencer but is less expensive.

Therefore, according to the invention, this method is characterized in that

5 switching means operate the driving circuit alternately in a first mode wherein the address sequencer generates addresses for the video data in the memory by combining line pointers from a block of line pointers in address table register means with the output of pixel counting means and in a second mode wherein a block of line pointers from a full table of line pointers in said memory is downloaded into said address table register means.

10 As already mentioned, the invention further relates to a driving circuit for a display system wherein the method according to the invention is applied. This driving circuit comprises a memory for video data to be displayed and coupled thereto an address sequencer for controlling the sequence of writing and/or reading the video data in said memory, and is characterized in that the memory contains a full table of line pointers, each line pointer being

15 part of a memory address for video data, and in that the address sequencer is provided with address table register means for a block of line pointers from said table of line pointers, means for successively updating the address table register means with subsequent blocks of line pointers, and pixel counting means, the output of which in combination with the consecutive line pointers from the address table register means determines the addresses for

20 said video data. Particularly, switching means are provided by which alternately memory addresses for video data are generated in a first mode in the address sequencer, and in a second mode the address table register is updated with a next block of line pointers. In a practical embodiment, the full table of line pointers for different sequences of video data to be displayed will be incorporated in the memory.

25 The invention also relates to an apparatus for displaying images comprising a display system and a driving circuit as described above.

The invention further relates to an algorithm for processing addresses in said driving circuit and said apparatus. The invention also relates to a computer program capable of running on signal processing means in said driving circuit, and to an information carrier

30 containing said computer program.

These and other aspects of the invention will be apparent from and elucidated with reference to the embodiment described hereinafter, wherein

Fig. 1 shows the system setup of a driving circuit for a display according to the invention in normal operation;

Fig. 2 shows the system setup of the driving circuit for address transfer;

Fig. 3 shows a flow diagram for the method used during normal operation;

5 Fig. 4 shows a flow diagram for the method used during reading of a table block from the main memory into the address table register;

Fig. 5 shows a flow diagram for the method used, illustrating the repeatedly executed address table block transfer; and

Fig. 6 shows an apparatus provided with a driving circuit according to the

10 invention.

Fig. 1 shows the system setup of a driving circuit for a display in normal operation, comprising a main memory 1 and an address sequencer 2. The main memory 1 includes a frame memory 3. Video data is stored in the frame memory 3 in a first sequence and read out therefrom in a second sequence. The frame memory addresses, therefore, are generated by the address sequencer 2. In the present embodiment, the video data is formed by progressive video signals with one component, the luminance (Y) component, which signals for the sake of simplicity are supposed to be written sequentially and read out in an interlaced or color-sequential manner. Alternatively, an interlaced signal could be converted into a progressive signal by applying the present invention.

The address sequencer 2 is provided with an address table register 4 containing a table of line pointers. These line pointers form part of the frame memory addresses, indicating line addresses. During normal operation, consecutive line pointers are read out from the address table register 4 by a line counter 5 and supplied to a first input of an adder 6. A pixel counter 7 is coupled to the second input of the adder 6. The consecutive output signals of the adder 6 represent the frame memory addresses for the frame memory 3. The consecutive frame memory addresses determine the sequence in which video signals stored in the frame memory 3 are read out therefrom or the sequence in which video signals supplied to the frame memory 3 are stored therein.

If, for example, the system is used in combination with a display having 480 lines, the line counter 5 runs from 0 to 479; if one line contains 720 pixels, the pixel counter 7 runs from 0 to 719. If the address table register 4 contains 480 line addresses of usually 21 bits, a table of about 10 kbit will be necessary, which is relatively expensive. With a display

of 1200 lines and an address table register 4 containing 1200 line addresses of 21 bits, a table of about 25 kbits will be necessary. According to the invention, the number of line pointers in the address table register 4 is limited, for example to 32; this results in an address table of about 0.7 kbit. So, the address table register 4 can only contain blocks of line pointers. This, 5 however, requires a constant updating of the address table register 4; for reading out a frame of 480 lines the address table register 4 must be updated 15 times. To make this possible, all line pointers are stored in the main memory 1. Each time a block of line pointers is successively read out from the address table register 4, a next block of line pointers is transferred from the main memory 1 into the address table register 4. This process, the 10 system setup for (line) address transfer, will be clarified with reference to Fig. 2. Both the system setup in normal operation and the system set up for address transfer occur under the control of a control processor 8 which forms part of the address sequencer 2.

Fig. 2 shows the system setup for address transfer. When the last line pointer of a block of lines pointers in the address table register 4 is read out, the address sequencer 2 15 reads a new block of line pointers from the main memory 1, i.e. a next block of line pointers is downloaded into the address table register 4. This requires a base address register 9, containing the base address or start address for a block of line pointers in the main memory 1, and an address counter 10. An adder 11 forms the addresses for the line pointers in the main memory 1 and supplies them thereto in the read mode (read = 1 in Fig. 2) of the frame 20 memory 3. These addresses represent an index for the line pointers in the frame memory 3. This index is as large as the number of lines of the display. In the write mode (read = 0), the addressed line pointers are transferred to the address table register 4. So, the whole system is constantly switching between the table update mode and the address sequence mode (the normal mode).

25 Fig. 3 shows the flow diagram for the method used during normal operation. During initialization the line counter 5 is reset to $i = 0$. The next step is the generation of the consecutive frame memory or pixel addresses ($k = 0 \dots N-1$, wherein N is the number of pixels of a line) for a first line and the video data transfer realized by means of these addresses. Thereafter the line counter 6 is increased by 1 ($i := i+1$) and the frame memory or 30 pixel addresses for the next line are generated, realizing a corresponding video data transfer. This process continues until the frame memory or pixel addresses for the last line have been generated. When the last line is reached, the loop has finished.

Fig. 4 shows the reading of a block of line pointers from the main memory 1 into the address table register 4. During initialization, the base address in the base address

register 9 for a block of line pointers is reset to $j = 0$. Then, during (line) address transfer, the line pointer corresponding to base address $j = 0$ is read from the frame memory 1 into the address table register 4. Thereafter, the base address is successively increased by 1 ($j := j + 1$), and the corresponding line pointers are read from the main memory 1 into the address table register 4. This loop continues until the last line pointer of the block of line pointers has been downloaded into the address table register 4.

Fig. 5 shows the flow diagram for the method used, illustrating the repeatedly executed address table block transfer. During initialization, the block of line pointers in the address table register 4 is moved into the main memory 1, and the line counter 5 is reset to 10 $i = 0$. Then the loop for video data transfer starts. First block 1 is read from the main memory 1 into the address table register 4. Then video data corresponding to block 1 is transferred to the display. Thereafter, successively, next blocks of line pointers are downloaded, and the video data corresponding to these blocks are transferred. After the last block of line pointers has been downloaded and the corresponding video data has been transferred, the loop is 15 finished.

Fig. 6 shows an apparatus 100 for displaying images, comprising the driving circuit according to the invention. The apparatus 100 comprises a display 101, a main memory 1 with a frame memory 3, and an address sequencer 2. For example, the display 101 is chosen from the group consisting of CRT, PDP, and one-panel LCOS. The address 20 sequencer 2 and the frame memory 3 are coupled for bidirectional data transfer, for example using a standard interface 102. The main memory 1 is also coupled to the display 101 for the transfer of video data.

The invention is not restricted to the preferred embodiment shown in the Figures. Modifications are possible. As was stated above, the address sequencer is composed 25 of a picture line address part or line pointer and an address part for the pixels on a picture line. In the embodiment described, the line pointer relates to a full address line and the pixel address part to all the pixels of a picture line. However, it may also be possible that the line pointer relates to part of a picture line, for example half a picture line; in that case the pixel address part relates only to the pixels of half a picture line, too. Also, the line pointer may 30 relate to more than one, for example two picture lines; in that case the pixel address part relates to the pixels of two picture lines.

CLAIMS:

1. Method of operating a driving circuit for a display system, wherein the sequence of writing and/or reading video data into and/or from a memory is controlled by means of an address sequencer, each of the memory addresses for said video data generated in the address sequencer being composed of a picture line address part or line pointer and an address part for a pixel on said picture line, characterized in that switching means operate the driving circuit alternately in a first mode wherein the address sequencer generates addresses for the video data in the memory by combining line pointers from a block of line pointers in address table register means with the output of pixel counting means, and in a second mode wherein a block of line pointers from a full table of line pointers in said memory is downloaded into said address table register means.
5
10
2. Driving circuit for a display system comprising a memory for video data to be displayed and coupled thereto an address sequencer for controlling the sequence of writing and/or reading the video data in said memory, characterized in that the memory contains a full table of line pointers, each line pointer being part of a memory address for video data, and in that the address sequencer is provided with address table register means for a block of line pointers from said table of line pointers, means for successively updating the address table register means with subsequent blocks of line pointers, and pixel counting means, the output of which in combination with the consecutive line pointers from the address table 15
20 register means determines the addresses for said video data.
3. Driving circuit as claimed in claim 2, characterized in that switching means are provided by which alternately memory addresses for video data are generated in a first mode in the address sequencer, and in a second mode the address table register is updated with a next block of line pointers.
25
4. Driving circuit as claimed in claim 2 or 3, characterized in that the memory comprises a full table of line pointers for different sequences of video data to be displayed.

5. Apparatus for displaying images comprising a display system and a driving circuit according to any one of the claims 2 to 4.

6. Algorithm for processing addresses in a driving circuit for a display system
5 according to any one of the claims 2 to 4 and in the apparatus according to claim 5.

7. Computer program capable of running on signal processing means in a driving circuit for a display system according to any one of the claims 2 to 4 or in the apparatus according to claim 5.

10

8. Information carrier containing the computer program according to claim 7.

ABSTRACT:

A table-based driving circuit for displays that switches between a normal operational mode and a read table block mode. The driving circuit comprises an address sequencer and a memory. The memory comprises the full table of individual sequences, such as interlacing or color-sequential sequence. In the read table mode, the next upcoming addresses are read, i.e. are downloaded, from the memory into an address table register in the address sequencer. In the normal operational mode, the address sequencer generates the addresses for the video data to be stored in the memory or to be displayed.

Fig. 1

1/6




FIG. 1

2/6





FIG. 2

3/6



4/6





FIG. 4



6/6




FIG. 6

INTERNATIONAL SEARCH REPORT

International Application No
PCT/16 03/03519A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 G09G5/395

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 G09G

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

WPI Data, PAJ, EPO-Internal

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	US 5 587 962 A (DOLAIT JEAN-PIERRE ET AL) 24 December 1996 (1996-12-24) cited in the application column 1, line 24 - line 56 column 2, line 51 -column 4, line 17 ---	1,2
A	GB 2 176 979 A (ASTON ELECTRONIC DESIGNS LTD) 7 January 1987 (1987-01-07) abstract page 2, line 9 - line 89; figure 2 page 3, line 4 - line 11 page 3, line 60 - line 70 -----	

 Further documents are listed in the continuation of box C. Patent family members are listed in annex.

° Special categories of cited documents :

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

- *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- *&* document member of the same patent family

Date of the actual completion of the International search

12 January 2004

Date of mailing of the international search report

22/01/2004

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Wanzele, R

INTERNATIONAL SEARCH REPORT
Information on patent family members

International Application No
PCT/IB 03/03519

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5587962	A 24-12-1996	US 5636176 A	03-06-1997
		US 5400288 A	21-03-1995
		US 5093807 A	03-03-1992
		US 2003037219 A1	20-02-2003
		US 2003200415 A1	23-10-2003
		US 2003200416 A1	23-10-2003
		US 2003196034 A1	16-10-2003
		US 2003200381 A1	23-10-2003
		US 2003208669 A1	06-11-2003
		US 2003200417 A1	23-10-2003
		US 2003196067 A1	16-10-2003
		US 2003196068 A1	16-10-2003
		US 2003196069 A1	16-10-2003
		US 2003196070 A1	16-10-2003
		US 5680368 A	21-10-1997
		US 5680369 A	21-10-1997
		US 5684753 A	04-11-1997
		US 5680358 A	21-10-1997
		US 5680367 A	21-10-1997
		US 5768205 A	16-06-1998
		US 5805518 A	08-09-1998
		US 5680370 A	21-10-1997
		US 6188635 B1	13-02-2001
		US 2001000817 A1	03-05-2001
		JP 2000149554 A	30-05-2000
		JP 1266593 A	24-10-1989
		JP 3048153 B2	05-06-2000
		KR 133078 B1	01-10-1998
GB 2176979	A 07-01-1987	NONE	